

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Inventors: Katsuhiko TSUURA Prior Art Unit: 2811
Application No.: Divisional Application of Serial No. 10/369,548
filed February 23, 2003 Prior Examiner: P. Dang
Filed: September 30, 2003
For: SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF
PRODUCING THE SAME

CONFIRMATION CLAIM FOR PRIORITY

Assistant Commissioner of Patents
Washington, D.C. 20231

Sir:


The benefit of the filing date of the following foreign application
filed in the following foreign country and priority provided in the 35 USC
§119 have been claimed for the above-identified application:

JAPANESE PATENT APPLICATION NO. 11-191798
FILED July 6, 1999.

A certified copy of this priority document was filed on June 21, 2000 in
parent application serial no. 09/599,354 filed June 21, 2000, and
acknowledged by the Patent Office in paper no. 6 (mailed September 24, 2001)
of the parent application.

It is requested that the file of this application be marked to indicate
that the requirements of 35 USC §119 have been fulfilled and that the Patent
and Trademark Office kindly acknowledge receipt of these papers.

Respectfully submitted,



James E. Ledbetter
Registration No. 28,732

Date: September 30, 2003

JEL/spp

ATTORNEY DOCKET NO. JEL 31098B
STEVENS, DAVIS, MILLER & MOSHER, L.L.P.
1615 L Street, NW, Suite 850
P.O. Box 34387
Washington, DC 20043-4387
Telephone: (202) 785-0100
Facsimile: (202) 408-5200